Intel Planning Six-Core Xeon Processor

Datamation content and product recommendations are editorially independent. We may make money when you click on links to our partners. Learn More .

Someone at Sun Microsystems is going to get spanked, and Intel is holding the paddle.

A PDF document from Sun’s Austrian offices found its way onto the external Sun network and was immediately grabbed by visitors. Sun removed the offending file but once something gets on the Internet it’s impossible to contain.

The document outlines the partnership between the two companies, which is about a year old. While undated, it has pricing information from November 2007. There are very few revelations in the document, except for the page with details on Dunnington, a new high-end Xeon for multiprocessor servers.

Dunnington will be the successor to Tigerton, which has been on the market for less than a year. The Dunnington processor, which Intel has heretofore not detailed, would reportedly be a six-core design built on Intel’s 45nm Penryn architecture, three L2 caches with each core pair and a unifying 16MB L3 cache.

It would also have the same 40-bit physical addressing and be pin-compatible with Tigerton servers and work with the Clarksboro chipset that is used in Tigerton servers. The PDF foil said it would target “rack-optimized & ultra-dense SKUs.”

Intel declined to comment on the contents of the PDF file.

Three L2 caches and six cores would seem to mean three dual core processors on one die, similar to the current quad-core Xeons, which are two dual core packages on one physical unit. Analysts seem to agree with that design, and think the unifying L3 cache will make a big difference.

“This has the potential to be a dramatically better product than Tigerton and the Harpertown product it replaces,” said Nathan Brookwood, research fellow with Insight64. “Yes, it looks like three dual cores on one die, but instead of the kludgey stuff in the past where the only interface was the front-side bus, here all three dual cores can talk to a shared L3 cache.”

There had been some rumors of an eight-core design for Dunnington. Tony Massimini, chief of technology for Semico Research, thinks the six-core design was the best design choice on a number of levels.

This article was first published on InternetNews.com. To read the full article, click here.